Skip to main content
The following table lists the device interface features for the Dragonwing IQ-8275. Table : Dragonwing IQ-8275 device interfaces
2xQUP v3 serial engine
Serial engine instancesQUPV3_0QUPV3_1
Application processor QUP v3 serial engine88
2xUSB controller
Controller address0xa6000000xa400000
Maximum speedUSB 3.x SuperSpeedUSB 2.0 high speed
HS/SS PHY power rails
  • L17A: VDDA-PHY-SUPPLY
  • L15A: VDDA-PLL-SUPPLY
  • L17A: VDDA-PLL-SUPPLY
  • L18C: VDDA
  • L19A: VDDA33-SUPPLY
  • L17A: VDDA-PLL-SUPPLY
  • L17C: VDDA18-SUPPLY
  • L19A: VDDA33-SUPPLY
2xPCIe controller
Root complexRC1RC0
SpeedGen4 2L (16ย GT/s)Gen4 4L (16ย GT/s)
Configuration space0x40100000 (0x100000) 1ย MB0x60100000 (0x100000) 1ย MB
I/O space0x40200000 (0x100000) 1ย MB0x60200000 (0x100000) 1ย MB
Base address register space (BAR)0x40300000 (0x1fd00000) 509ย MB0x60300000 (0x1fd00000) 509ย MB
Power rails
  • vreg_l6a (VDD_A_PCIE_0_CORE)
  • vreg_l5a (VDD_A_PCIE_0_PLL_1P2)
  • vreg_l5a (VDD_A_PCIE_1_CORE)
  • vreg_l6a (VDD_A_PCIE_1_PLL_1P2)
InterruptsMSI and PCI legacy interruptsMSI and PCI legacy interrupts
Power managementASPM (L1/L1ss, L0s)ASPM (L1/L1ss, L0s)

QUP v3 mapping to protocols and GPIOs in Dragonwing IQ-8275

Dragonwing IQ-8275 has two QUP v3 serial engines. The following table lists the protocol and GPIO mapping. Table : Dragonwing IQ-8275 QUP v3 serial engine protocol mapping
QUP v3 serial engineProtocolsQUP lane to GPIO mapping
UARTHS UARTI2C-MSPI-ML0L1L2L3L4L5L6
QUP_0SE0Yesโ€“YesYes17181920โ€“โ€“โ€“
SE1Yesโ€“YesYes19201718โ€“โ€“โ€“
SE2YesYesYesYes33343536โ€“โ€“โ€“
SE3YesYesYesYes25262728โ€“โ€“โ€“
SE4Yesโ€“YesYes29303132โ€“โ€“โ€“
SE5Yesโ€“YesYes21222324โ€“โ€“โ€“
SE6Yesโ€“YesYes80818283โ€“โ€“โ€“
SE7Yesโ€“YesYes43444344โ€“โ€“โ€“
QUP_2SE0Yesโ€“YesYes37383940โ€“โ€“โ€“
SE1Yesโ€“YesYes39403738โ€“โ€“โ€“
SE2YesYesYesYes8485868788โ€“โ€“
SE3YesYesYesYes41424142โ€“โ€“โ€“
SE4Yesโ€“YesYes45464748โ€“โ€“โ€“
SE5Yesโ€“YesYes49505152โ€“โ€“โ€“
SE6Yesโ€“YesYes89909192โ€“โ€“โ€“
SE7Yesโ€“YesYes91928990โ€“โ€“โ€“